Efficient Calling Conventions for Irregular Architectures

Anonymous Author(s)

Abstract

We empirically evaluated thousands of different C calling conventions for irregular microcontroller architectures, and found potential for improvement over the calling conventions previously used in the Small Device C Compiler (SDCC). The improvements in code size and speed are substantial enough that SDCC made changes to its default calling convention, breaking ABI compatibility.

CCS Concepts: • Software and its engineering \rightarrow Compilers.

Keywords: Calling Convention, irregular architectures, C, SDCC.

ACM Reference Format:

Anonymous Author(s). 2021. Efficient Calling Conventions for Irregular Architectures. In Proceedings of ACM Conference (Conference'17). ACM, New

1 Introduction

Calling convention overhead can contribute significantly to code size, power consumption and execution time. Often, calling conventions are chosen per architecture or per operating system early on, and then kept to not break binary compatibility. For many systems, attempts to change the calling convention, and thus the application binary interface (ABI) would meet with substantial opposition from existing users. Thus research on reducing calling convention overhead has focused on choosing a calling convention for some individual functions as a link-time optimization [1, 3]. That research looked into calling conventions for ARM, a RISC architecture. RISC architectures typically have a relatively large number of general-purpose registers that can be used interchangeably. In microcontrollers, sometimes the opposite is found: Accumulator architectures, which have one accumulator, and use memory operands otherwise. For accumulator architectures, compilers often use a number of memory locations as pseudoregisters, so from the compiler perspective the use of pseudoregisters can be handled similarly to registers in RISC architectures. Such architectures are considered compiler-friendly, as traditional graph-coloring register allocators can deal well with them. Calling conventions typically pass return values and many function parameters in registers or pseudo-registers; since the registers or pseudo-registers can be used interchangeably, it doesn't really matter which register is used for which purpose, it only matters if there are enough of them.

However, there are also irregular architectures with a rather small number of registers, with instructions often being available

60

50

51

52

53

54

55

56

for some subset of registers only, or instruction size and execution time depending on which registers the operands reside in. Recently, register allocators that can deal well with such architectures have been developed [6], which might help make them more popular again. For such architectures, the choice of an ABI can be a quite interesting problem.

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

The free [8] Small Device C Compiler [4] targets various 8-bit architectures common in microcontrollers (µC), as well as some historic 8-bit architectures relevant to the retrocomputing and retrogaming communities. This includes many highly irregular architectures. Typical SDCC users are highly sensitive to code size. Use of precompiled libraries written in C is uncommon (apart from the standard library that ships with SDCC), but some users, as well as downstream projects that bundle SDCC into development kits for specific systems with their peripherals have a large base of handwritten assembler code.

We looked into three aspects of the calling convention: Use of registers for passing parameters, use of registers for passing return values, cleanup of stack parameters by caller vs. callee. By evaluating a large number of calling conventions, for many architectures (STM8, Z80, Z180, Z80N, Rabbit 2000, Rabbit 2000A, Rabbit 3000A, TLCS-90, SM83) targeted by SDCC, we found potential for substantial improvement. For two of the architectures our research led to SDCC changing the default calling convention. The new ABI will be used by default in the upcoming SDCC 4.2.0 release. For the other architectures, such a change is still under discussion.

2 STM8

The STM8 is a relatively recent and common μC architecture. It has an 8-bit accumulator a and two 16-bit registers x and y. Most instruction have one register operand and one memory operand. While most instructions available for x are also available for y, many of them are 1 byte longer for y. Besides SDCC, which does not use pseudoregisters, there are competing Raisonance, Cosmic and IAR compilers targeting this architecture.

The calling convention used by SDCC so far passes all parameters on the stack, passes 8-bit return values in a, 16-bit return values in x, 24-bit and 32-bit return values in x and y. Stack parameters are always cleaned up by the caller. This convention was chosen, since it is simple and works for all functions, including those with variable arguments. The other compilers pass 8-bit return values in a, 16-bit return values in x, and 32-bit return values in pseudoregisters. They, too have the caller clean up stack parameters. For functions without variable arguments, Raisonance passes the first argument in a, if it has 8 bits, in x if it has 16 bits, if the first is in a, and the second has 16 bits, it is passed in x, if the first is in x, and the second has 8 bits, it is passed in a, while further arguments are passed on the stack. For functions without variable arguments, Cosmic passes the first argument in a, if it has 8 bits, in x if it has 16 bits, while further arguments are passed on the stack. For functions without variable arguments, IAR passes the first argument that has 8 bits in a, the first argument that has 16 bits in x, while pseudoregisters are used for further and larger arguments.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

Conference'17, July 2017, Washington, DC, USA 57

^{© 2021} Association for Computing Machinery.

⁵⁸ ACM ISBN 978-x-xxxx-x/YY/MM...\$15.00

⁵⁹ https://doi.org/10.1145/nnnnnnnnnnn

Users of the STM8 often try to keep their code portable between compilers, and rarely use hand-written assembler code. They tend to be highly sensitive to code size and speed. This makes a good environment for a change in the ABI motivated by reducing overhead.

3 Z80 and related

121

122

123

124

125

126

127

128

129 The Z80 is an old processor architecture found in many older computer and video game systems. It has an 8-bit accumulator a, 8-bit 130 registers b, c, d, e, h, 1 which can also be used as 16-bit registers 131 bc, de, hl and 16-bit registers ix, iy. Most instructions have a as 132 one operand, while the other operand is in another 8-bit register or 133 in memory pointed to by hl, ix or iy. Derived architectures with 134 135 the same register set, but added instructions include the Z180 and Z80N, which only have a few additional instructions and the eZ80, 136 Rabbit 2000, 3000, 3000A and TLCS-90 which differ substantially in their instruction set from the original Z80. In particular, the eZ80, 138 139 Rabbit and TLCS-90 have additional 16-bit load instructions. An-140 other architecture derived from the Z80 is the SM83, which was once common in Japanese home appliances such air conditioners 141 142 and TV remotes, and is commonly known for being the architecture of the CPU used in the Game Boy video game system. Com-143 pared to the Z80, it lacks the registers ix and iy, as well as many 144 instructions, but it also has a few instruction not present in the 145 original Z80. Competing compilers for these architectures existed 146 historically, but have become less relevant. 147

The calling convention used by SDCC so far passed all param-148 eters on the stack. For SM83, it passed 8-bit return values in e, 149 16-bit return values in de, 32-bit return values in hlde. For the 150 other Z80-related targets it passed 8-bit return values in 1, 16-bit 151 152 return values in h1, 32-bit return values in deh1. Stack parameters 153 were always cleaned up up by the caller. The original rationale for the choice of the calling convention for Z80 (the oldest version of 154 155 SDCC we found, SDCC 2.2.0 from 20 years ago already supports the Z80, and the calling convention hasn't changed since; we have 156 been unable to contact the port maintainer from back then) and 157 SM83 is no longer known, but since they are different one can as-158 159 sume that it was a deliberate decision. For the other architectures, SDCC just reused the convention from the Z80. The other compil-160 ers used a variety of different calling conventions. 161

Some of the users of these architectures are highly sensitive to code size or speed. On the other hand, many also have a substantial body of hand-written assembler code. There are big downstream projects (in particular Z88DK and GBDK), that bundle SDCC with further tools and hand-written assembler libraries.

4 Analysis

162

163

164

165

166

167

168

169

170

171

172

Before looking into calling conventions we wanted to know the common use cases that potentially have a big impact on the compiled programs.

In C, the calling convention can vary depending on the type of the function. Typically, calling conventions take into account only some aspects, such as the return type and argument types width in bit and them being integers vs. pointers vs. floating-point. To get some quantitative data on the relevance of different function types, we created a version of SDCC that outputs data on the function types and calls to them. Since we wanted data that is relevant 181

182

183

184

185

186

187

188

189

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

to code size and speed, we analyzed the intermediate code at register allocation time: function calls that are inlined do not show up in the data, but calls to helper functions used by the compiler (e.g. for software-implemented floating-point operations on hardware without floating-point support) do. A minor drawback of this approach is that we cannot distinguish between types that behave identically, but are different types in C. In particular, C char behaves the same as either unsigned char or signed char, but is a different type.

From analyzing various benchmarks and the standard library, 190 we found that the most commonly called function types are float 191 function (float, float) (very common in floating-point sup-192 port functions), int function (char *, ...) (e.g. printf from 193 the standard library), int function (int, int) (various func-194 tions both in user code and the standard library), bool function 195 (float, float) (common in floating-point support functions), int 196 function (char *, char *, unsigned-int), int function (char 197 *) (common in string handling, e.g. strlen from the standard li-198 brary). The most common function types are void function (void), 199 int function (int) and float function (float). 200

5 Experiments

To easily evaluate various calling conventions, we created a branch of SDCC that uses nearly no assembler code in the standard library by replacing hand-written assembler functions with generic C code. We also introduced infrastructure that makes it easy to change the calling convention on a per-function basis. We evaluated a large number of calling conventions for each architecture, considering three aspects: Choice of registers for return value depending on the size of the return value, choice of registers and stack for parameters, choice of caller vs. callee cleanup of stack parameters depending on the size of the return value and on the type of the first parameter. To ensure that the results were not overoptimized to a few common functions, we also repeated the experiments choosing the calling convention for the most commonly called function types independently from the rest. We compiled four benchmarks suitable for execution on the small systems targeted by SDCC (Whetstone 1.2 [2], Dhrystone 2.1 [9], Coremark 1.0 [5], stdcbench 0.7 [7]) for each calling convention. For the calling conventions that gave the best results in these experiments, we then created a branch of SDCC that has all standard library functions that were implemented in assembler rewritten to match the new calling convention. For each of STM8, Z80, SM83, Rabbit 3000A, eZ80 and TLCS-90 we evaluated a few thousand different calling conventions that way. All compilation was done using the default optimization goal and strong optimization (using the same options as are used for the compilation of the standard library that comes with SDCC). The default optimization goal tends to favor code size over speed, (though it doesn't go as far as the compiler option --opt-code-size does).

For STM8, we considered any 8-bit register (a, upper and lower halves of x and y) for 8-bit return values, any 16-bit register for 16bit return values, any order of the 2 16-bit registers for 32-bit return values. We considered any 8-bit register for 8-bit arguments, and any 16-bit register for 16-bit arguments. Early, it became clear that code generation becomes quite complicated, and has high overhead for calls through function pointers, if there is no free 16-bit register at the time of the call; the experiments also showed that

having 16-bit arguments in x provided a substantial advantage, so 241 242 y would take the role of that free register; this also harmonizes well with the use of y as a frame pointer by SDCC in functions 243 that have more than 256 Bytes of local variables. For return val-244 ues, the results showed that the previous convention is good; while 245 some other choices of registers matched the code size and speed 246 247 of the old one, none surpassed it. For arguments, the convention that worked best turned out to be the one already used by the com-248 249 peting Raisonance compiler: Pass the first argument in a, if it has 8 bits, in x if it has 16 bits, if the first is in a, and the second has 250 16 bits, it is passed in x, if the first is in x, and the second has 8 251 252 bits, it is passed in a, while further arguments are passed on the 253 stack. These choices work well for both code size and speed. On the other hand, when it comes to the cleanup of stack parameters 254 255 by caller vs. callee, there is a trade-off: in general, caller cleanup is faster, while callee cleanup gives smaller code. Doing the cleanup 256 in the caller requires extra effort in code size and speed, but the 257 size overhead happens only once as opposed to every call site; this 258 259 overhead if bigger if there are few free registers at the end of the 260 call, i.e. for functions with large return values. Also, callee cleanup can hinder tail call optimization. The use of callee cleanup for func-261 262 tions that return void or a value of up to 16 bits (so that one 16-bit register is still free), and for functions where both the return value 263 and the first parameter are of type float looks like a good choice: 264 for the former functions the overhead is small, for the latter func-265 tions, due to the STM8 not having hardware floating-point support, 266 the extra runtime is rather small relatively to the effort required by 267 floating-point computations inside the function. 268

We compiled the benchmarks for the STM8AF board from the 269 STM8A-Discovery kit. The main results can be seen in Figure 1a 270 for code size and Figure 1b for speed. For each benchmark, the left 271 bar compares a variant of the new convention that has the caller 272 273 always restore the stack, to the old convention in the SDCC variant without assembler-implemented library functions. The middle 274 275 bar compares the new convention to the old convention in the SDCC variant without assembler-implemented library functions. 276 The right bar compares the new convention to the old convention 277 as it will be in the next SDCC release (i.e. both with the assembler-278 279 implemented library functions). In Whetstone, having the callee clean up stack parameters saves code size at the cost of code speed. 280 281 In summary, we see that the change of the calling convention brings substantial improvements in both code size and speed, which is not 282 surprising given the ad-hoc way the old calling convention had 283 been chosen. 284

285 For Z80, SM83, Rabbit 3000A, eZ80 and TLCS-90, we considered 286 any 8-bit register for 8-bit return values, any 16-bit register other than ix and iy for 16-bit return values, any order of 16-bit registers 287 288 other than ix and iy for 32-bit return values. We considered any 289 8-bit register for a 8-bit arguments, and any 16-bit register other than ix and iy for 16-bit arguments, any order of 16-bit registers 290 other than ix and iy for 32-bit arguments. We excluded ix and iy 291 292 since some systems reserve their use for a BIOS or OS, and SDCC 293 thus needs to be able to generate code that does not use them when requested by command-line options. 294

Surprisingly, we found that the best calling conventions differed
a lot from the previously used ones. For Z80, we found that having
8-bit return values in a, 16-bit return values in de, 32-bit return
values in h1de worked best, a calling convention very close to the
one SDCC used for SM83. For the arguments, the best choice was

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

to have the first argument in a if it has 8 bits, in h1, in h1de if it has 32 bits. If the first argument is in a, and the second has 8 bits, it is passed in 1. If the first argument is in a or h1, and the second has 16 bits, it is passed in de. Further arguments are passed on the stack. Regarding caller vs callee cleanup the same choice as for STM8 works well. For SM83, we found that having 8-bit return values in a, 16-bit return values in bc, 32-bit return values in debc worked best. For the arguments, the best choice was to have the first argument in a if it has 8 bits, in de if it has 16 bits, in debc if it has 32 bits. If the first argument is in a, and the second has 8 bits, it is passed in e, if the second has 16 bits, it is passed in de. If the first argument is in de, and the second has 8 bits, it is passed in a, if the second has 16 bits, it is passed in bc. For SM83, callee cleanup is a good choice for all functions (the register pair hl is not used for the return value, and thus free at the function end, which together with the SM83 add sp, #d stack-pointer adjustment instruction allows to generate efficient code for callee cleanup). For Rabbit 3000A, eZ80 and TLCS-90, we found that having 8-bit return values in a, 16-bit return values in h1, 32-bit return values in hlde worked best. For the arguments, the best choice was to have the first argument in a if it has 8 bits, in h1, in h1de if it has 32 bits. If the first argument is in a, and the second has 8 bits, it is passed in 1. If the first argument is in a, and the second has 16 bits, it is passed in hl. If the first argument is in hl or hlde, and the second has 8 bits, it is passed in a.

We compiled the benchmarks for the Z80-MBC2 and RCM3319, single-board computers using the Z80 and Rabbit 3000A. The main results can be seen in Figures 1c and 1e for code size and Figures 1d and 1f for speed. The meanings of the various bars are the same as for STM8 above (though unlike for STM8, there has not yet been a final decision by the SDCC project if the calling conventions presented here will be the ones used in the future). Again, we see a substantial improvement in code size and speed, which here is more surprising than for STM8. However, for Whetstone, the new convention gives us a speed regression in whetstone, even when the caller cleans up the stack parameters. This is apparently due to the register allocator having a bit more freedom regarding the register parameters, and the freedom is used for optimizations for code size at the cost of some speed.

We expect that over time, the advantages for the new convention will become even a bit stronger: the peephole optimizer, an optimization stage after code generation, had its current ruleset written when there was only the old calling convention, so there is potential for improvement taking account the code that code generation commonly generates for the new convention.

An open question that has delayed consensus on the future calling convention for Z80, Z180, Z80N, Rabbit 2000, Rabbit 2000A, Rabbit 3000A, eZ80 and TLCS-90 which was resolved recently was that of 8-bit parameters on the stack being passed as 8-bit vs. 16bit values. Since the Z80, and related have 16-bit push instructions only, on the caller side a 16-bit push saves code size and speed, but it comes at the cost of stack space. This was thus perceived as a question of code size and speed on on ehand versus stack space ont eh other hand. However, further experiments we did recently resolved this showing that practically, passing these as 8-bit values tends to be better even for code size and speed: having the parameters closer to the current stack pointer allows some extra optimizations on stack accesses in the callee, the peephole optimizer can sometimes use a single 16-bit push to pass two 8-bit arguments,






Figure 1. Experimental results: Code size and speed impact of changing the calling convention

and stack cleanup can be a bit more efficient. It now looks like
SDCC will change to make the new convention for Z80, Z80N and
Z180 the default soon.

6 Future Work

While we looked into efficient calling conventions for multiple architectures, there are more such architectures, for which similar
experiments could be done, both in SDCC and in other compilers.
The latter could also include looking at compilers for languages
other than C.

We also expect that our experiments should be redone in about 10 years, as we expect future ISO C standards to change the way C is used, including what is required in calling conventions, as future standards are likely to introduce feature that require support in the calling convention (e.g. lambda, closures, integer types of arbitrary width in bits, a separate error reporting channel). Choosing an ef-ficient convention for these new features will require data from their use, and thus some years of user experience with the new features.

SDCC changed the default calling convention for the STM8 and SM83, but there is still an ongoing discussion regarding the other targets. While our research showed clear advantages to such a change, there is also a cost to breaking binary compability. A re-meaining open question is if the advantage in code size and speed of having different calling conventions for Z80, Z180, Z80N on one side vs. Rabbit 2000, Rabbit 2000A, Rabbit 3000A, eZ80, TLCS-90 on the other is worth the extra maintenance burden on maintainers of cross-platform liberies written in assembler (and on SDCC de-velopers) of having to learn two different calling conventions.

7 Conclusion

For irregular architectures, the choice of a calling convention, including which registers to use for retrun values and parameters makes a big difference in calling convnetion overhead. Even for established compilers, the potential for furher improvement can be substantial enough to make it worth breaking the ABI by changing the calling convention.

References

- Joseph Caldwell and Shigeru Chiba. Reducing calling convention overhead in object-oriented programming on embedded arm thumb-2 platforms. *SIGPLAN Not.*, 52(12):146–156, October 2017.
- [2] H. J. Curnow and Brian A. Wichmann. A Synthetic Benchmark. Computer Journal, 19:43–49, 1976.
- [3] Bruno De Bus, Bjorn De Sutter, Ludo Van Put, Dominique Chanet, and Koen De Bosschere. Link-time optimization of arm binaries. In Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES '04, page 211–220, New York, NY, USA, 2004. Association for Computing Machinery.
- 4] Sandeep Dutta. Anatomy of a Compiler. *Circuit Cellar*, 121:30–35, 2000.
- [5] Shay Gal-On and Markus Levy. Exploring Coremark[™] A Benchmark Maximizing Simplicity and Efficacy, May 2012.
- [6] Philipp K. Krause. Optimal Register Allocation in Polynomial Time. In Compiler Construction - 22nd International Conference, CC 2013, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2013. Proceedings, volume 7791 of LNCS, pages 1–20. Springer, 2013.
- [7] Philipp K. Krause. stdcbench a benchmark for small systems. In Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems, SCOPES '18, pages 43–46, New York, NY, USA, 2018. ACM.
- [8] Richard M. Stallman, Joshua Gay, and Lawrence Lessig. Free Software, Free Society: Selected Essays of Richard M. Stallman. GNU Press, 2002.
- [9] Reinhold P. Weicker. Dhrystone Benchmark: Rationale for Version 2 and Measurement Rules. SIGPLAN Notices, 23:49–62, August 1988.